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Abstract—Direct current transmission based on Voltage Source 
Converters (VSC-HVDC) has a number of advantages compared 
with traditional HVDC systems. However, VSC-HVDC systems are 
subjected to high short circuit currents due to faults in the DC line, 
which may contribute negatively to the dissemination and advances 
of this technology. In this context, this paper analyzes the impact of 
superconducting fault current limiters on the system response due to 
faults in the DC line. An effective model for fault limiters is 
proposed, aiming at limiting the fault current to values below the 
short circuit withstand capability of DC breakers. The results show 
the effectiveness of the method and the advantages of using 
superconducting materials to minimize the impact of faults on VSC-
HVDC lines.  
Keywords— Fault current limiters, HVDC, superconducting 
materials, VSC-HVDC. 
I.  INTRODUCTION 
The majority of existing direct current (DC) transmission 
systems in the world is based on current source converters (CSC-
HVDC), which are suitable for transmitting high levels of power 
over long distances. However, despite being a well-established 
technology, the CSC-HVDC systems offer low power flow 
control flexibility, which limits their use to the point-to-point 
applications with high levels of power capability [1-2].  
Another technology for DC transmission is based on voltage 
source converters (VSC-HVDC), which employ, generally, Gate 
Turn-Off (GTO) or Insulated Gate Bipolar Transistors (IGBT). 
With advances in power electronics, this technology has been 
used widely in many countries across the world, especially in 
North America and Europe [3]. VSC-HVDC systems have 
advantages over CSC-HVDC systems, such as: they allow 
independent control of the active and reactive power flow, allow 
the connection of the converter to a weak AC system, employ 
more compact and cheaper filters, use lighter cables and, mainly, 
allow multi-terminal applications [4-6]. In this context, the 
advantages of VSC-HVDC systems in relation to other types of 
transmission systems, coupled with technological advances in 
power electronics are motivating researchers around the world to 
study these systems [1-6]. However, the high fault current levels 
in the DC lines can limit the use of this technology [4]. Thus, the 
studies related to the protection system VSC-HVDC lines are 
necessary. 
The CSC-HVDC systems have the natural ability to withstand 
short circuit currents in the DC lines, because of the inductors in 
series with the line. In contrast, VSC-HVDC systems do not 
employ such inductors, reducing their capability to withstand 
overcurrents in comparison with the CSC-HVDC technology [4-
6]. Another issue to be analyzed for faults in the DC line is that 
for multi-terminal applications, the use of DC breakers is 
necessary, and these devices have low short circuit capability, 
reaching about 9 kA [4]. Thus, the protection for VSC-HVDC 
systems must be fast enough to clear the fault before the current 
exceeds the equipment limits. In order to mitigate the effects of 
fault currents in VSC-HVDC systems, superconducting fault 
current limiters (SFCL) were proposed as a potential solution to 
significantly minimize the impact of high fault currents and 
improve system stability during fault conditions [7-9]. These 
studies proved the effectiveness of SFCL in limiting the fault 
current in HVDC lines. However, the design features of SFCL 
have not been presented and the effects of DC breakers have not 
been considered. 
Therefore, this paper proposes an effective model for 
superconducting fault current limiters (SFCL) used in VSC-
HVDC systems. The SFCL is made of first generation high 
temperature superconductors (HTS). The paper will analyze the 
impacts of the proposed SFCL on the VSC-HVDC systems, 
considering the presence of DC breakers. The results demonstrate 
the effectiveness of using SFCL to control the fault level. 
This work was organized as follows: Section II addresses the 
SFCL modeling by using the RSCAD software [10]. Section III This work was supported partially by Coordination for the Improvement of Higher Education Personnel (CAPES), National Council for Scientific and 
Technological Development (CNPq) and São Paulo Research Foundation 
(FAPESP). 
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 presents the two-terminal VSC-HVDC system used in this paper. 
In Section IV the effective model methodology for SFCL is 
presented. In the Section V the results are shown and Section VI 
covers the main findings of this work. 
II.  MODELLING OF RESISTIVE TYPE SFCL 
The levels of short circuit currents in power systems have 
shown significant growth in recent decades. Such high fault 
currents can damage important equipment through 
electromechanical efforts and/or thermal stress [9]. An alternative 
to keep the fault current below these limits is the installation of 
fault current limiters (FCL) at appropriate locations [11]. 
Basically, an FCL consists of a variable impedance. In a fault 
situation, this impedance increases, causing the current to 
decrease to levels below the breaker limit. Thus, an FCL should 
have low impedance under normal operating condition and high 
impedance under fault conditions. The FCL applications in 
power systems not only limit the magnitude of fault current but 
also enhance the stability margins of the system [11]. 
Superconducting fault current limiters meet the requirements 
stated above, with the advantage that they present rapid transition 
from superconducting state to fault state and quick recovery back 
to the superconducting state after the fault clearance [7-9]. In 
addition to their intrinsic safety and capacity of self-restoration, 
these devices have negligible influence during the power system 
normal operation and effectively reduce the short-circuit currents. 
Among the types of SFCL, the resistive type has been employed 
worldwide, due to its simplicity, low weight and volume [7-8]. 
Thus, this is the SFCL type investigated in this work. The 
performance of an SFCL is dominated by the interaction between 
HTS (High Temperature Superconductors) electromagnetism and 
thermal physics. The most important electromagnetic property of 
an SFCL is the relationship between electrical field and current 
density, which is also known as E-J Power Law of HTS. 
In this paper, the RSCAD model of a resistive type HTS SFCL 
was developed by using the C-Builder tool, which allows detailed 
modeling of the superconducting material in C programming 
language. The value of the DC current in the line is the input 
signal of the model and the output signal controls a variable 
resistance. The model implemented in this work is based on the 
mathematical formulation presented in [11] and [12], which is 
briefly described below. 
For the first generation HTS (Bi2Sr2Ca2Cu3O10+x), known as 
Bi2223, the relationship between the electric field and the current 
density can be divided into three different physical equations, 
which respectively represent the superconducting state (the 
resistance of the material can be neglected), the flux-flow state 
and the conducting state. The behavior of each state is given by 
(1). 
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wherein ܧ௖ and ܬ௖ are the critical electric field and critical current 
density, respectively, ρ is the specific resistivity of the material 
and ௖ܶ is the critical temperature of the HTS. According to 
experimental results for materials of the type Bi2223, the 
exponent n can vary within a range from 10 to 20 [12].  
The transition from superconducting state to conducting state 
usually takes place very quickly, so adiabatic condition can be 
applied in the model to neglect the heat transferring from the 
superconductors to the cooling environment (assuming that liquid 
nitrogen is used as cryocoolant). Therefore, the expression of the 
temperature growth against time is given in (2) [11]. 
ܶ ൌ ଴ܶ ൅
ͳ
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wherein ଴ܶ is the temperature of the liquid nitrogen, and ܥ is the 
heat capacity of the material per volume. The relationship 
between the resistance of the superconductor and the electric 
field and current density can be written in an approximate 
manner, as in (3) [13]. 
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where L and A are the length and cross-sectional area of the 
superconductor, respectively.  
III.  TEST SYSTEM 
The simulations in this paper were performed by using the 
software RSCAD [10], which represents the graphical user 
interface for data entry, interaction and plotting of the RTDS®. 
The VSC-HVDC system used in the study consists of a two 
terminal system and symmetric monopolar type. It employs two-
level converters, with PWM-sinusoidal modulation and control 
performed in d-q coordinates as presented in [14]. In this 
condition, a converter controls the DC voltage while the other 
controls the flow of the active and reactive power. The 
parameters of the VSC-HVDC system are presented in the 
Appendix. Fig. 1 illustrates the schematic diagram of the system. 
 
Figure 1. VSC-HVDC system with SFCL. 
IV.  EFFECTIVE DESIGN OF THE SFCL 
In the event of a fault in the DC lines in VSC-HVDC systems 
composed of two-level converters, the IGBT loses the ability to 
control and turn off in a short time, but the fault current is not 
interrupted since the diodes in anti-parallel feed the fault as a 
traditional bridge rectifier [4-6]. At the same time, the capacitors 
also feed the fault. Thus, the converter is not able to clear the 
fault current, which is limited only by the impedance of the 
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 system, causing high currents that can damage the diodes. So, it 
can be observed that there is a high potential application of SCFL 
to limit the fault current. 
The superconducting material considered in the proposed 
SFCL here is Bi2223, known as first generation HTS. Bi2223 
tape has been commercialized for over ten years, so the 
technology is relatively mature. The modelling method can also 
be applied to YBCO, known as second generation HTS, when the 
parameters are selected accordingly. The parameters ܧ௖, ܬ௖, ρ, ௖ܶ 
and n depend on the intrinsic characteristics of the material. To 
effectively model a SFCL, we need to introduce two parameters 
for our modeling: effective length ܮ and effective cross-sectional 
area ܣ of the superconducting material. 
The worst fault condition in the DC line is a fault at the 
sending end of the line. Fig. 2 shows the equivalent DC diagram 
for a fault in this condition. In this case, the AC equivalent is 
represented by a DC voltage source (Vdc) in series with a 
resistance (Req), which is equal to the absolute value of the 
equivalent impedance of the AC system divided by three, as the 
currents of three phases pass through it during faults in the DC 
line. 
 
 
 
 
 
 
Figure 2. DC short circuit equivalent circuit. 
Thus, the short-circuit current can be calculated by (4). 
ܫ௦௖ ൌ ௗܸ௖ͳ
͵ หܼ௘௤ห ൅ ܴி஼௅
 (4) 
 
where ௗܸ௖ is the voltage on the DC side before the fault, ܼ௘௤  is 
the equivalent impedance in AC side, which considers the phase 
reactor of VSC, the transformer impedance and the impedance 
connection to the AC system; and ܴி஼௅ is the limiter's resistance 
after the fault, which is the parameter to be estimated, so that the 
short circuit current does not exceed the desired value. By 
isolating ܴி஼௅ from (4) results in (5).  
 
ܴி஼௅ ൌ ௗܸ௖ܫ௦௖
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 The expression of ܴி஼௅ in the conducting state is shown in (6).  
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 For the superconducting material in the conducting state, the 
ratio ܶ ஼ܶΤ  will always be bigger than unity. Thus, adopting a 
conservative approach, that ratio will be considered equal to one. 
Then, the values of ܮ and ܣ should be determined so that the 
value of ୊େ୐ be at least equal to (5). The effective area of the 
SFCL can be calculated as a function of the critical currentሺܫ௖ሻ, 
as shown in (7). It should be emphasized that the SFCL just 
leaves the superconducting state if the fault current becomes 
higher than the critical current. In real design, the effective cross-
sectional area ܣ will provide information about how many HTS 
tapes are required to be connected in parallel for the SFCL. 
 
ܣ ൌ ܫ௖ܬ௖
 (7) 
  
Replacing (7) and (6) in (5) and isolating L, the expression for 
calculating the effective length of the superconducting material 
used in the modelling is given by L (8).  
  
ܮ ൌ ൬ ௗܸ௖ܫ௦௖
െ ͳ͵ หܼ௘௤ห൰ ή ܣ ή
ͳ
ߩ (8) 
  
If the critical current of a SFCL is chosen to be too small, there 
will be a great possibility of damaging the HTS material during a 
fault. On the other hand, if the value of the critical current is too 
high, close to the value of the fault current to be limited, the 
material will take longer to leave the superconducting state to 
effectively limit the fault current. Thus, the value of ܫ௖ is an 
important parameter in the SFCL design. By running several 
simulations, it was observed that if the critical current is equal to 
half of the current to be limited, the SFCL limits the fault current 
quickly and efficiently, and the material shows no significant 
temperature rise. 
In this way, the desired fault current is adopted in this work as 
the DC circuit breaker current limit (ܫ௕௥௘௔௞௘௥) and the critical 
current is half of this limit. Therefore, the effective area and 
length of the SCFL are defined by (9) and (10), respectively.   
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According to [15] and [16], the fault current levels that can be 
interrupted by DC circuit breakers are up to 9 kA, considering 
hybrid DC breakers. Although this level is likely to improve as 
the technology develops, higher interrupt capabilities will always 
be more expensive.  
V.  SIMULATIONS AND RESULTS 
This section presents the method results and the results of fault 
simulations in the VSC-HVDC system of Fig. 1. In order to 
validate the method presented in the work, three different 
dimensions of superconducting materials were calculated, 
resulting in three SFCL. These devices should limit the fault 
current at 9 kA (FCL1), 6 kA (FCL2) and 3 kA (FCL3), 
representing the maximum current that can be interrupted by 
three different DC breakers. 
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 A.  Parameters of the SFCL effective model 
In this section, the effective area and length calculation of 
FCL1 is shown. At first, the values of ௗܸ௖, ߩ and ܬ௖ are 83 kV, 
110-5 Ωm and 108A/m², respectively. The value of ܼ௘௤  in this 
case is the sum of the AC system equivalent impedance ( ஺ܼ஼), 
the transformer impedance (்ܼ) and the impedance of the phase 
reactor of VSC (ܼ௏ௌ஼), as given by (11).  
ܼ௘௤ ൌ ஺ܼ஼ ൅ ்ܼ ൅ ܼ௏ௌ஼ ൌ ͲǤͲ͹ͷ ൅ ݆ͺǤʹπ (11) 
 
For FCL1, the current to be limited is 9 kA. Thus, by replacing 
all the available parameters in (9) and (10), the values of ܣ and ܮ 
are found, as presented in (12) and (13). It is important to note 
that the effective length here is a parameter to be used in the 
model, and it is not referring to the real length of HTS material 
required for the SFCL. 
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(13) 
Similarly, the same procedures were applied to calculate the 
SFCL2 and SFCL3 effective parameters, but in such cases the 
current ܫ௕௥௘௔௞௘௥  is 6 kA and 3 kA, respectively. Table I 
summarizes the results of the design methodology for the three 
cases considered. 
 
TABLE I. SUMMARY OF EFFECTIVE PARAMETERS. 
FCL Ibreaker [kA] L [m] A [cm²] V [cm³] 
FCL1 9 29.5 0.45 1327.5 
FCL2 6 33.5 0.3 1005 
FCL3 3 37.5 0.15 562.5 
 
B.  Fault simulations and method validation 
In order to validate the results of Table I, pole to ground faults 
were simulated between the limiter and the DC line without fault 
resistance. The fault was applied at 0.02 second. 
Fig. 3 shows the fault current for four cases. The blue curve 
shows the fault current when the system operates without the 
SFCL. In this situation the current (Isc) exceeds 25 kA. The other 
curves (IscFCL1, IscFCL2, IscFCL3) represent the system response for 
the same type of fault, but considering the system with SFCL in 
series with the line. Additionally, the current limits (breaker 
capability) of the circuit breakers are shown in Fig. 3.  
The results presented in Fig. 3 show the effectiveness of the use 
of the SFCL in mitigating the impacts of faults in VSC-HVDC 
lines, validating the proposed SFCL effective model. Notice that 
the fault currents exceed the interruption current capacity of the 
breakers for a short period of time, and after this, the breakers are 
able to disrupt the fault current. 
As the fault current levels were significantly reduced, the 
protection of the VSC-HVDC lines have more time to operate, 
which facilitates the protection coordination. Additionally, the 
protection system does not need to operate for temporary faults, 
which may occur, especially for overhead lines, decreasing the 
time that the system is out of service. 
 
Figure 3. Fault currents for different SFCL effective parameters. 
  Fig. 4 shows the resistance values of FCL1 (RFCL1), FCL2 
(RFCL2) and FCL3 (RFCL3) during the fault. The highest resistance 
(RFCL3) is related to SFCL3, because in this case the DC breaker 
limit is 3 kA – the smallest current among the cases analyzed. 
Thus, in this situation the critical current is 1.5 kA, making the 
SFCL to leave the superconducting state faster than SFCL1 and 
SFCL2.   
 
Figure 4. Resistance behavior. 
 Fig. 5 illustrates the temperature increase for FCL1 (TFCL1), 
FCL2 (TFCL2) and FCL3 (TFCL3). Note that, even FCL3 being 
more effective than others, the temperature reached by such 
material is lower than the temperature reached by SFCL2.  In all 
the three cases, the temperature rise is small when compared with 
the results of [8] and [12], in which the temperature exceeds 
400 K. This validates the choice of the critical current value used 
in this analysis. 
Table II shows the temperature values reached after 50 ms and 
the reduction of the fault current after 60 ms, which is compared 
with the fault current without SFCL. It can be observed that the 
percentage of the fault current reduced by FCL2 is smaller than 
the obtained by using FCL3, but the FCL2 temperature reached 
higher values. 
  
Figure 5. Temperature rise during the fault. 
 
 TABLE II. SUMMARY OF RESULTS. 
FCL Ibreaker [kA] ¹T [K] ²Isc_reduction [%] 
FCL1 9 95 69 
FCL2 6 112 78.5 
FCL3 3 109 90 
¹Values at 50 ms. ² Max average values after 60 ms.  
Table I shows that the FCL3 has the longest effective length 
among the three considered SFCL; however, its effective volume 
is smaller than the other SFCLs, which can reduce the costs of 
this material. Similarly, the cost of the circuit breaker in this case 
is also lower, since the maximum current that can be interrupted 
by the circuit breaker is the smallest in comparison with the other 
circuit breakers. Therefore, the choice of FCL3 represents the 
best technical and financial choice among the three cases 
analyzed, since the fault current has been limited up to 90% 
compared to the base case, as shown in Table II.  
Another advantage of using FCL3 is that the protection system 
has more time to operate. This characteristic can improve the 
operating performance of multi-terminal VSC-HVDC systems, 
because it increases the protection selectivity. 
VI.  CONCLUSION 
This work presented a simplified method for obtaining an 
effective model of an SFCL used in VSC-HVDC systems, 
considering the DC breakers overcurrent withstand capability. 
The method was validated by time domain simulations 
undertaken with the RTDS®, and the results showed that the fault 
current could be reduced up to 90%. Therefore, the proposed 
method is quite effective and it highlights the importance of 
considering the breaker capability in analyzing the SFCL 
performance. Further steps include the investigation of the 
effectiveness of the proposed method to other VSC-HVDC 
system topologies. In addition, the economic feasibility of the use 
of superconducting materials applied in VSC-HVDC systems 
will be evaluated. 
VII.  APPENDIX  
SFCL parameters: 
x To = 77 K, Tc= 87 K, Jc=108A/m², Ec=0.0001 V/m, n = 10, 
ɏ=1.10-5 Ω.m, C = 0.1 M/m3.  
VSC-HVDC system parameters: 
x Pdc = 150 MW, Vdc = 83 kV, Idc = 890 A, Vac = 100 kV 
x DC line: length = 100 km (Bergeron model with 2 sub-
conductors; sub-cond radius = 1.04 cm; sub-cond spacing = 
50 cm; Horiz. Dist. X = 7.5 m; Height at Tower Y = 35 m; 
Sag at Midspan = 10 m; DC resistance per Sub-Cond = 
0.03206 Ω/km; Ground resistivity = 100 Ω.m).  
x DC side capacitance of VSC, C = 70 μF. 
x Phase reactor = 0.075 Ω + 20 mH.  
x Smoothing reactor = 8 mH.  
x PWM switching frequency is 1980 Hz.  
AC System parameters: 
x Transformers: Yg-Yg connection, with ்ܼ= j0.5 Ω. 
x Connection impedance on the Rectifier side: ஺ܼ஼௥= j0.2 Ω 
x Connection impedance on the Inverter side: ஺ܼ஼௜= j0.4 Ω 
REFERENCES 
[1]  J. Arrilaga, Y. H. Liu and N. R. Watson, Flexible Power Transmission – 
The HVDC Options. 1.ed. England: John Wiley & Sons, 2007.  
[2] K. V. Sood; HVDC and FACTs Controllers – Application of Static 
Converters in Power Systems. 1.ed. EUA: TFLeBOOK, 2004.  
[3] ABB, It’s time to connect - Technical description of HVDC Light 
technology, 2011. 
[4] N. Flourentzou, V. G. Agelidis and G. D. Demetriades. “VSC-Based HVDC 
Power Transmission Systems: An Overview”. IEEE Transactions on Power 
Electronics, pp. 592-602, 2009.  
[5]  H. Kunlun, C. Zexiang and L. Yang. “Study on Protective Performance of 
HVDC Transmission Line Protection With Different Types of Line Fault”. 
IEEE Transactions on Power Electronics, pp. 358–361, 2011.  
[6]  H. Liu and Y. Huang. “Study of Protection Strategy for VSC Based”. IEEE 
Transactions on Power Systems, pp. 48-54, 2003.  
[7] P. Manohar and W. Ahmed, (2012). “Superconducting fault current limiter 
to mitigate the effect of DC line fault in VSC-HVDC system”.in 
International Conference on Power, Signals, Controls and Computation, 1–
6, 2012. 
[8]  P. Manohar and K. K., Dutta, “Performance analysis of HVDC system 
including SCFCL,” in Proc. National Power Engineering Conference 
(NPEC), Thiagarajar College of Engineering, Madurai, India, Dec 2010. 
[9]  D. M.; Larruskain, I.; Zamora and  O., Abarrategui, "Fault Current Limiters 
for VSC-HVDC systems," in 10th IET International Conference on AC and 
DC Power Transmission, vol., no., pp.1,6, 4-5 Dec. 2012.  
[10]  RTDS® Technologies. Real Time Digital Simulator: Power System User 
Manual (manual set). [S.l.]. Nov. 2006. 
[11]  A. Mohseni; S. Mohajer Yami and A.A.S. Akmal, "Modeling of matrix fault 
current limiter and its verification," in Electrical Power and Energy 
Conference (EPEC), 2011 IEEE , vol., no., pp.474,478, 3-5 Oct. 2011. 
[12]  Ye Lin and K. P. Juengst, "Modeling and simulation of high temperature 
resistive superconducting fault current limiters," IEEE Transactions Applied 
on Superconductivity, vol.14, no.2, pp.839,842, June 2004. 
[13]  S. Nemdili and S. Belkhiat; “Modeling and Simulation of Resistive 
Superconducting Fault-Current Limiters,” Journal of Superconductivity and 
Novel Magnetism, vol. 25, pp. 2351-2356, October 2012.  
 [14] T. Kalitjuka. “Control of Voltage Source Converters for Power System 
Applications,” M.S. thesis, Dept. of Electric Power Eng., Norwegian 
University of Science and Technology. July 2011.  
[15] J. Hafner and B. Jacobson, "Proactive Hybrid HVDC Breakers - A key 
innovation for reliable HVDC grids," in The electric power system of the 
future -Integrating supergrids and  microgrids International Symposium, 
Bologna, Italy, 2011. 
[16]  M. Callavik, A. Blomberg, J. Hafner and B. Jacobson, "The Hybrid HVDC 
Breaker," ABB Grid Systems, Tech. Rep. pp. 1-10, Nov. 2012. 
